


NCL Sandbox I Basics

https://github.com/karlfant/NCL_sandbox/basics


www.karlfant.net/sandbox

Karl Fant
Aug, 2015




Oscillation







































































































Linked Oscillations



Pipeline of Linked Oscillations: The Flow Path



NCL Dual Threshold Logic Functions


<p>A </p> <p>1. A</p>	<p>A  B  C  D </p> <p>TH14</p> <p>9. $A + B + C + D$</p>	<p>A  B  C  D </p> <p>TH44W2</p> <p>15. $ABC + ABD + ACD$</p>	<p>A  B  C  D </p> <p>TH34W32</p> <p>22. $A + BC + BD$</p>
<p>A  B </p> <p>TH12</p> <p>2. $A + B$</p>	<p>A  B  C  D </p> <p>TH24</p> <p>10. $AB + AC + AD + BC + BD + CD$</p>	<p>A  B  C  D </p> <p>TH34W3</p> <p>16. $A + BCD$</p>	<p>A  B  C  D </p> <p>TH54W32</p> <p>23. $AB + ACD$</p>
<p>A  B </p> <p>TH22</p> <p>3. AB</p>	<p>A  B  C  D </p> <p>TH34</p> <p>11. $ABC + ABD + ACD + BCD$</p>	<p>A  B  C  D </p> <p>TH44W3</p> <p>17. $AB + AC + AD$</p>	<p>A  B  C  D </p> <p>TH44W322</p> <p>24. $AB + AC + AD + BC$</p>
<p>A  B  C </p> <p>TH13</p> <p>4. $A + B + C$</p>	<p>A  B  C  D </p> <p>TH44</p> <p>12. $ABCD$</p>	<p>A  B  C  D </p> <p>TH24W22</p> <p>18. $A + B + CD$</p>	<p>A  B  C  D </p> <p>TH54W322</p> <p>25. $AB + AC + BCD$</p>
<p>A  B  C </p> <p>TH23</p> <p>5. $AB + BC + AC$</p>	<p>A  B  C  D </p> <p>TH24W2</p> <p>13. $A + BC + BD + CD$</p>	<p>A  B  C  D </p> <p>TH34W22</p> <p>19. $AB + AC + AD + BC + BD$</p>	<p>A  B  C  D </p> <p>THXOR</p> <p>26. $AB + CD$</p>
<p>A  B  C </p> <p>TH33</p> <p>6. ABC</p>	<p>A  B  C  D </p> <p>TH34W2</p> <p>14. $AB + AC + AD + BCD$</p>	<p>A  B  C  D </p> <p>TH44W22</p> <p>20. $AB + ACD + BCD$</p>	<p>A  B  C  D </p> <p>THAND</p> <p>27. $AB + BC + AD$</p>
<p>A  B  C </p> <p>TH23W2</p> <p>7. $A + BC$</p>	<p>A  B  C </p> <p>TH33W2</p> <p>8. $AB + AC$</p>	<p>A  B  C  D </p> <p>TH54W22</p> <p>21. $ABC + ABD$</p>	<p>A  B  C  D </p> <p>THCOMP</p> <p>28. $AC + BC + AD + BD$</p>

pipeline1.v

```

module pipeline1;
reg init = 0;
/* Make an init that pulses once. */
initial begin
    # 0 init = 1;
    # 20 init = 0;
    # 1000 $stop;
end
initial
begin
    $dumpfile("pipeline1.vcd");
    $dumpvars(0,pipeline1);
end

```



```


////// Testbench
//////
////// Circuit Under Test

```

```

// 4 stage pipeline
wire A, B, C, D, E;
wire ACOMP, BCOMP, CCOMP, DCOMP, ECOMP;
THnotN A0(A, ACOMP, init); // auto produce A input
Pipecomponent u1(B, BCOMP, A, ACOMP, init);
Pipecomponent u2(C, CCOMP, B, BCOMP, init);
Pipecomponent u3(D, DCOMP, C, CCOMP, init);
Pipecomponent u4(E, ECOMP, D, DCOMP, init);
assign ECOMP = E; // auto consume E output
endmodule

```



```

module Pipecomponent(output Z, input ZCOMP, input A, output ACOMP, input init);
wire enable;
THnotN u0(enable, ZCOMP, init);
TH22 u1(Z, A, enable);
assign ACOMP = Z;
endmodule

```

fanoutfanin1.v

```


module Pipefanin(output Z, input ZCOMP, input
A, input B, output ACOMP, input init);
wire enable;
THnotN u0(enable, ZCOMP, init);
TH33 u1(Z, A, B, enable);
assign ACOMP = Z;
endmodule

```

```

module Pipecomponent(output Z, input ZCOMP,
input A, output ACOMP, input init);
wire enable;
THnotN u0(enable, ZCOMP, init);
TH22 u1(Z, A, enable);
assign ACOMP = Z;
endmodule

```




////////////////////////////////////
//// Circuit Under Test



```

// fanout fanin pipeline
THnotN A0(B, BCOMP, init); // auto produce B input
TH22 u10 (B2COMP, BtopCOMP, BbotCOMP);
Pipecomponent u9 (B2, B2COMP, B, BCOMP, init); // fanout
Pipecomponent u3 (Ctop, CtopCOMP, B2, BtopCOMP, init);
Pipecomponent u4 (Cbot, CbotCOMP, B2, BbotCOMP, init);
Pipecomponent u5 (Dtop, DCOMP, Ctop, CtopCOMP, init);
Pipecomponent u6 (Dbot, DCOMP, Cbot, CbotCOMP, init);
Pipefanin u7 (E, ECOMP, Dtop, Dbot, DCOMP, init); // fanin
Pipecomponent u8 (F, FCOMP, E, ECOMP, init);
assign FCOMP = F; // auto consume F output
endmodule

```



fanoutfanin1.v



```
////////////////////////////////////
//// Circuit Under Test
```


```
// one rail 4 stage ring
PipecomponentN u1(B, BCOMP, A, ACOMP, init);
Pipecomponent u2(C, CCOMP, B, BCOMP, init);
Pipecomponent u3(D, DCOMP, C, CCOMP, init);
PipecomponentD u4(A, ACOMP, D, DCOMP, init);
endmodule
```

```
module Pipecomponent(output Z, input ZCOMP,
input A, output ACOMP, input init);
wire enable;
THnotN u0(enable, ZCOMP, init);
TH22 u1(Z, A, enable);
assign ACOMP = Z;
endmodule
```

```
module PipecomponentN(output Z, input ZCOMP,
input A, output ACOMP, input init);
wire enable;
THnotN u0(enable, ZCOMP, init);
TH22N u1(Z, A, enable, init);
assign ACOMP = Z;
endmodule
```


```
module PipecomponentD(output Z, input ZCOMP,
input A, output ACOMP, input init);
wire enable;
THnot u0(enable, ZCOMP);
TH22D u1(Z, A, enable, init);
assign ACOMP = Z;
endmodule
```


Init forces output of inverters to low





The low value propagates through the structure to the input of the inverters setting the entire structure to low


Init is released
the inverters transition to high
and a transition to high wavefront begins flowing












A ring does not have any auto produce end caps so a data wavefront must be explicitly initialized in the flow path of the ring.


All inverters except the two associated with the flow path initializations are initialized to low to allow the flow of low through the entire flow path



ring state just prior to release of init

The flow path must be initialized to low immediately following the high initialization to isolate the high value during initialization and to initiate the flow of low through the rest of the flow path

Init is released
the initialized inverters transition to high
and the transition to high wavefront
begins flowing



ring state just after the release of init

