Quick History of Asynchronous Design



Quick View of Style and Delay Sensitivity



Quick Comparison of Approaches

Micropipelines/ Bundled Data	A system is designed in terms of Boolean logic and C-Elements. Coordination is with handshake protocols and matched delay lines. There are critical timing issues to resolve that are much more complex than clock design issues.
Quasi Delay Insensitive (QDI)	A system is designed in terms of custom production rules, Boolean logic and C-Elements. Coordination is with several flavors of handshake protocols mixed together. The critical timing issue is the isochronoc fork which complicates combinational circuit design.
NULL Convention Logic	Every aspect of a system coordination, control, data transformation and data flow is in terms of NCL. No other form of expression is needed. Coordination is with a single simple handshake protocol. The timing issue is the orphan path which is easily managed and is non- critical.

Other Asynchronous Methods		
Ad hoc methodologies:		
A collection of ad hoc methods attempting to make Boolean logic do something it is intrinsically incapable of doing.		
Heterogeneous expression:		
System expressed in terms of multiple interelated forms of expression: Boolean logical relationships, C-element relationships, timing relationships.		
System composed in terms of combinational circuits, registers and handshake protocols.		

DCVSL Synthesis (QDI) One Bit, Dual Rail Two Place Buffer





२ _{out}	R _{in} R _{out}	00	01	11	10		
	00	0	x	1	1		
	01	0	1	1	0		
	11	0	0	0	0		
	10	0	x	1	0		
	Rout = Aout Ain + Rout Aout + Rout Ain						



Aout = Rout + Rin Aout



Tangram Synthesis One Bit, Dual Rail Two Place Buffer



 \triangleright





NCL One Bit, Dual Rail Two Place Buffer



Martin full adder 42 trans





DCVSL circuit full-adder sum and carry





Req completeness might be taken from previous completion

Invocation Model: General Concurrency



QDI: Improvised Concurrency

Sequential Model Communicating sequential processes

Boolean Logic Boolean logic enhanced with the C-element, STGs, STDs, semi-modularity

Register, handshake, A heterogeneous mix of composition units. combinational circuit

Register Transfer mix of spontaneous and explicitly controlled data flow

Asynchronous sequential structure of locally and globally controlled processors registers and processing stages.

Programmable pe Sequential processor se

performs strictly one operation at a time in sequence.

Sequential Model: Strict Sequentiality

Sequential Model Centralized and sequential in its foundations

Boolean Logic Requires the assistence of time expression

Register, clock, A heterogeneous mix of composition units. combinational circuit

Register Transfer explicitly controlled data flow

Sequential processors structure of globally controlled registers and processing stages.

Programmable performs strictly one operation at a time in Sequential processor sequence.